基于vivado的fir ip核的重采样设计与实现.docx
-
资源ID:775227
资源大小:227.87KB
全文页数:18页
- 资源格式: DOCX
下载积分:3金币
快捷下载

账号登录下载
微信登录下载
三方登录下载:
友情提示
2、PDF文件下载后,可能会被浏览器默认打开,此种情况可以点击浏览器菜单,保存网页到桌面,就可以正常下载了。
3、本站不支持迅雷下载,请使用电脑自带的IE浏览器,或者360浏览器、谷歌浏览器下载即可。
4、本站资源下载后的文档和图纸-无水印,预览文档经过压缩,下载后原文更清晰。
5、试题试卷类文档,如果标题没有明确说明有答案则都视为没有答案,请知晓。
|
基于vivado的fir ip核的重采样设计与实现.docx
基于ViVadO的firip核的重采样设计与实现本文基于XiIir1X的IP核设计,源于音频下采样这一需求。创建vivado工程1.首先打开ViVad0,创建一个新的ProjeCt(勾选CreateprojectSUbdireCtOry选项),并将工程命填为firfi1ter。Fi1eF1owToo1s宣IndOWHe1PV1VXDO'QuickStartPrO4.4<i4*4NewProjectProjectNameEnteranameforyourprojectandspecifyadirectoryweretheproErojectname:IfirfiIterCreateNewProjectProject1ocation:homegscHRTasksCreateprojectsubdirectoryProjectwi11becreatedat:homegscFIRfrfi1terManageIPInformationCenter0Tc1Conso1estart_gui-1叩OperTypeaTc1CO1M1andhere2.选择工程创建的类型为RT1projecto在设计PCB会用到I/OPIanning这种类型,用在原理图和封装兼容性设计。Fi1eF1owToo1sWindowHe1pVIvXDO'QuickStartPj0z4G1mIk41w11oNewProjectProjectTypeSpecifythetypeofprojecttocreate.CreateNewProjectRT1ProjectYouwi11beab1etoaddsources,createb1ockdesignsinIPIntegratiimp1ementation,designp1anningandana1ysis.HQonotspecifysourcesatthistimeTasksSManageIP(Eost-synthesisProject:Youwi11beab1etoaddsources,viewdeviceimp1ementation.DQnotspecifysourcesatthistimeQI/OP1anningProjectOperDonotspecifydesignsources.Youwi11beab1etoviewpart/PaCkagInformationCenterQImportedProjectCreateaV1vadoprojectfromaSynp1rfy1XSTorISEProjectFi1e.QExamp1eProjectCreateanewVivadoprojectfromapredefinedtemp1ate.Tc1Conso1eStarJgUITypeaTc1Com11andhere3.选择芯片fami1y和封装,这种基于芯片选型的工程,其能imp1ement的资源量受芯片自身容量限制。Fi1eF1owToo1sWindowHe1pV1W)O'NewProjectDefau1tPartQuickStartexICreateNewProjectTasks线一ManageIPOperChooseadefau1tXihnxpartorboardforyourproject.ThiscanbecSe1ect:IPartSBoards-Fi1terInformationCenterTc1Conso1estart_guiPartI/OPinCountB1ockRAMsDSPsIfhxc7a200tfbg676-367636574026Cxc7a200tfbg676-267636574026cxc7a200tfbg676-21676365740262xc7a200tfbg676-167636574026Sxc7a200t1fbg676-1167636574026S<IJSearch:QTypeaTcicosaandhere创建design文件1创建设计文件,在f1ownavigator栏里,选中ProjeCtmanager,其展开的子项中,单击AddSource,并在跳出的框中选择AddorcreatedesiginesourcesF1owNavigatorOc3cjH0中/ProjectManager¢5ProjectSettingsOAddSources91anguageTemp1ates?IPCata1ogVIVDO0XI1INXA11PROGRAMMAB1E.®AddorcreatedesignsourcesOAddorcreatesimu1ationsourcesOAddorcreateDSPsourcesOAddexistingb1ockdesignsourcesOAddexistingIPTocontinue,c1ickNext!Tc1Conso1eOMessages因1OgJ)Reports令DeSi/ProgramandDebugRitctroamottinncr-nomegscnrce7rrcer.xprj-vvaozuib.jFi1eEditF1owToo1sWindow1ayoutViewHe1p电A0电xAI>瀚火IEG怛DefaIIit1ayO11t,X闻«ProjectManagerfirfi1terSources一已X一冷口AddSourcesAddSourcesThisguidesyouthroughtheprocessofacOAddorcreateconstraintsIPIntegrator1CreateB1ockDesign,OpenB1ockDesignGenerateB1ockDesignSimu1ation脸Simu1ationSettings疑RunSimu1ationRT1Ana1ysis¢6E1aborationSettings导OpenE1aboratedDesignSynthesisSynthesisSettingsARunSynthesisr>»OpenSynthesizedDesignImp1ementation的Imp1ementationSettingsARunImp1ementationt>»OpenImp1ementedDesign2填写创建的文件名为fir,类型是VeriIog。UseAddFi1etype:Veri1ogFi1ename:Fi1e1ocation::)<1oca1toProject>-x口AddSourcesiAddorCreateDesignSourcesSpecifyHD1andnet1istfi1es,ordirectoriescontainingHD1andnet1istfi1es,toaddtoyourproject.Cre<sourcefi1eondiskandaddittoyourproject.oCreateSourceFi1eCreateanewsourcefi1eandaddittoyourproject.AddFi1esAddDirectoriesCreateFi1eScanandaddRT1inc1udefi1esintoproject回CopysourcesintoprojectE)Addsourcesfromsubdirectories<Back定制FIRIP核1.类似创建designSoUrCe文件一样,单击PrOjeCtManager子菜单下的IPcata1og,在软件的右侧工作栏显示一个IPCataIog标签,在SCarCh过滤器中选择fir,双击F1RComPi1er选项。Ei1eEditF1owIoo1sWindOW1ayoutWeWHe1p上SS&X»七S&EQIggDefaU1t1ayoUt/*F1owNavigator«/ProjectManagerQProjectSettingsqAddSources.1anguageTemp1atesIPCata1og,IPIntegrator常CreateB1ockDesign,OpenB1ockDesignGenerateB1ockDesign-Simu1ation5Simu1ationSettingsRunSimu1ationRT1Ana1ysisWE1aborationSettings.OpenE1aboratedDesign<Synthesis%SynthesisSettingsARunSynthesisJOpenSynthesizedDesign-Imp1ementation®Imp1ementationSettings>RunImp1ementationt>Openimp1ementedDesign-ProgramandDebugRitctroamCottinncProjectManagernrSourcesf.DesignSources2)(r.v)(1)ACoefficientFi1es(1)卜jConstraints57Simu1ationSources.sim_112).,(1ACoefficientFi1esProjeCoresHierarchyIPSourcesUbrariesCompi1eOrderASources.'Temp1ates回回一Detai1s0FIRCompi1erVersion:7.2(Rev.4)Interfaces:AXI4-StreamIPProperties-if×Description:TheXihnxFIRCompi1er1ogiCOREisamodu1eforgenerationofhighspeed,compactfi1terimp1ementationsthatcanbeconfiguredtoimp1ementmanyG1,dcc*CGCCDesignRunsNarneIConStraintSsynth1dJ.constrs_1I-Cimpi_1ConStrS_1Out-Of-ContextModu1eR.1-fir_compi1er_0_synth_1fir_compi1er_0Name:Version:InterfaciDescriptStatUSsynthdesignCompNotstartedSynth一designComp1e1UJTc1Conso1eMessages-41ogReports凌DesignRuns2定制F1R参数第